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 In this article we describe new model for determination of fault in circuit and 
also we provide detailed analysis of tolerance of circuit, which is considered 
one of the important parameter while designing the circuit. We have done 
mathematical analysis to provide strong base for our model and also done 
simulation for the same. This article describes detailed analysis of parametric 
fault in analog VLSI circuit. The model is tested for different frequencies for 
compactness and its flexibility. The tolerance analysis is also done for this 
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1. INTRODUCTION  
In present scenario analog VLSI circuits are used in wide number of applications such as 
multimedia, cellular communication, digital signal processing and data acquisition. The testing of analog 
VLSI circuit is a major task before designing and fabrication of any product. The fault detection in analog 
VLSI circuits is very difficult task due to complexity nature of analog circuits. There is no simple fault model 
for analog VLSI circuits at present in digital circuits. There are two types of fault model are present in analog 
circuits. These are catastrophic fault model and parametric fault model. In catastrophic, there is large 
deviation at output due to large variation in component values (due to short or open circuit). In parametric 
model, the component value will change from nominal value to certain extent. The parametric fault is caused 
by variations  in component values due to time and environment. Sometimes the parametric fault causes the 
change in output behavior of the system. But catastrophic fault changes the behaviour of circuit 
completely [1], [2], [3].  
 
 
2. BASIC PRINCIPLE 
A large number of analog VLSI circuits can be represented by linear state variable 
equations [4], [5], [6]. For simplicity here we take single output state variable circuit where the output of 
every block contains a capacitor (memory element.). The state equation for the circuit is given by  
 
?̇?(𝑡) = 𝐴 𝑋(𝑡) + 𝐵 𝑈(𝑡)        (1) 
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𝑋(𝑡) = [𝑥1(𝑡), 𝑥2(𝑡), … , 𝑥𝑛(𝑡)]
𝑇is state vector containing n variable. 
 
?̇?(𝑡) = [?̇?1(𝑡) + ?̇?2(𝑡), … , ?̇?𝑛(𝑡)]
𝑇 
 
 Here ?̇?1(𝑡) is derivative with time. The output of the system is given by y (t). 
 
𝑦(𝑡) = 𝐶 𝑋(𝑡) + 𝐷 𝑈(𝑡)             (2) 
 
By taking Laplace transform we change state variable equation from time domain to frequency s 
domain that is given by 
 
𝑠𝑋(𝑠) = 𝐴 𝑋(𝑠) + 𝐵𝑈(𝑠)           (3) 
 
From these equations we can derive from signal flow graph [7], [8]. Here we are taking example of 
Biquadratic Filter circuit. In Figure 1 and Figure 2 the circuit diagram and signal flow graph of biquadratic 
filter circuit are shown. The biquadratic filter circuit contain three op-amp. First operational amplifier is 
inverting op-amp, second is integrator and third is lossy integrator. 
 
 
 
 
Figure 1. Circuit diagram of biquadratic filter 
 
 
 
 
Figure 2. Signal flow graph of biquadratic filter circuit 
 
 
By using all the resistor value equal to R and all capacitor value equal to C. Then we have 
ω_0=1/RC. From Figure 2 we can write state equation 
 
[
𝑥1(𝑠)
𝑥2(𝑠)
] = [
−𝜔0     𝜔0
−𝜔0 −𝜔0
] [
𝑥1(𝑠)
𝑠
𝑥2(𝑠)
𝑠
] [
 𝜔0
0
]  𝑢(𝑠) (4) 
 
By applying bilinear transform we get z transform from s domain. In bilinear transform 
 
𝑠 =
2
𝑡𝑠
𝑧 − 1
𝑧 + 1
 (5) 
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Here 𝑡𝑠 is sampling time. 
By using (4) and (5) we get 
 
𝑍𝐴 = (2/𝑡𝑠 𝐼 − 𝐴)
−1(2/𝑡𝑠 𝐼 + 𝐴)           (6) 
 
𝑍𝐵 = (2/𝑡𝑠 𝐼 − 𝐴)
−1𝐵           (7) 
 
So that we can write  
 
𝑋(𝑧) = 𝑍𝐴𝑧
−1𝑋(𝑧) + 𝑍𝐵𝑧
−1(𝑢(𝑧) + 𝑢(𝑧))          (8) 
 
Here 𝑧−1 is delay. This equation can be write in time domain 
 
𝑋(𝑡𝑘) = 𝑍𝐴𝑋(𝑡𝑘−1) + 𝑍𝐵(𝑢(𝑡𝑘−1) + 𝑢(𝑡𝑘))          (9) 
 
Here u(t) is input for simulation of biquadratic filter circuit. And sampling rate is 1/𝑡𝑠. And sampling 
frequency is 𝑓(𝑠) = 1/𝑡𝑠. In biquadratic filter circuit we use R=10k and C=0.02µF and we get 
𝜔0 = 5000𝐻𝑧 and using nyquist criterion 𝑡𝑠=0.0001sec. By using these parameter we find state equation in 
Z domain. 
 
[
𝑥1(𝑧)
𝑥2(𝑧)
] = [
0.538 0.308
−0.308 −0.538
] [
𝑧−1. 𝑥1(𝑧)
𝑧−1. 𝑥2(𝑧)
] + [
0.192
−0.038
] (𝑢(𝑧) + 𝑧−1. 𝑢(𝑧))  (10) 
 
By applying sinusoidal input u(t)=0.1sin(2π.500t).We simulate biquadratic filter circuit. 
 
 
3. MODELING OF FAULTS 
For the measurement of different fault occuring in circuit one should have complete fault list. 
There are two types of faults occur in analog VLSI circuits. These are parametric fault and catastrophic fault. 
Parametric faults occur in circuit due to some manufacturing defects (change in some parameter like due to 
doping level and due to oxide thickness). Due to parametric faults in circuit the tolerance of component will 
vary to certain value. In these types of faults the circuit output may or may not be changed. The value of 
component is increase or decrease to certain value, these type of faults we can be removed with  the help of 
knowing the tolerance of component (ie. If there is some change in value then how much output of system is 
changed). Catastrophic faults are completely changed the output of the circuit. These cause the short circuit 
or open circuit. These are also called hard fault. Due to this type of fault the behavior of system changed 
drastically. These are random faults [9], [10]. 
 
 
 
 
Figure 3. Biquadratic filter simulation using MATLAB for different inputs 
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Figure 4. Biquadratic filter in discrete form (using Simulink) 
 
 
4. EFFECTS CAUSE BY SINGLE FAULT IN CIRCUIT 
When we simulate the circuit with fault the z domain state equation is assumed as discrete network 
as shown in Figure 4. Here the coefficient of multiplier are 𝑧𝑎𝑖𝑗 and𝑧𝑏𝑖. These are the elements from 
𝑍𝐴and𝑍𝐵. Single fault appears with multiple faults in discrete circuit [8]. For example there is fault in R5. 
That is the value of R5 is changed from its original value. The original value of R5=10k due to fault is 
changed to R5=1k. This fault effect the entire matrices of s domain where R5 is present. Where as it effects 
both in z domain that is 𝑍𝐴and𝑍𝐵. The change in state equation due to fault occur in circuit. 
[
𝑥1(𝑠)
𝑥2(𝑠)
] = [
−5000 5000
−5000 −500
] [
𝑥1(𝑠)/𝑠
𝑥2(𝑠)/𝑠
] + [
5000
0
]  𝑢(𝑠) 
By in z domain it is given as 
[
𝑥1(𝑧)
𝑥2(𝑧)
] = [
0.526 0.372
−0.372 −0.860
] [
𝑧−1. 𝑥1(𝑧)
𝑧−1. 𝑥2(𝑧)
] + [
0.191
−0.047
] (𝑢(𝑧) + 𝑧−1. 𝑢(𝑧)) 
Number of states changed due to single fault in circuit is shown. The major cause of circuit failure is 
parasitic capacitance. For example here we consider capacitance Cf effect which is at negative terminal of 
operational amplifier first and output terminal of operational amplifier. Due to this capacitance faulty state is 
generated which will increase the states. Here we represent it as faulty state (𝑥f). 
 
 
 
 
Figure 5. Signal flow graph with increased states for biquadratic filter 
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Due to the presence of parasitic capcitance the state equation is also changed and can be written as. 
[
𝑥1(𝑠)
𝑥2(𝑠)
𝑥3(𝑠)
] = [
0 0 −5000
−5000 −5000 0
5000 −5000 −5000
] [
𝑥1(𝑠)/𝑠
𝑥2(𝑠)/𝑠
𝑥3(𝑠)/𝑠
] + [
0
0
5000
]  𝑢(𝑠) 
And in z domain are given below 
[
𝑥1(𝑧)
𝑥2(𝑧)
𝑥𝑓(𝑧)
] = [
0.887 0.075 −0.377
−0.377 −0.585 0.075
0.453 −0.302 0.509
] [
𝑧−1. 𝑥1(𝑧)
𝑧−1. 𝑥2(𝑧)
] + [
   0.047
−0.009
−0.189
] (𝑢(𝑧) + 𝑧−1. 𝑢(𝑧)) 
 
 
 
 
Figure 6. Fault Free and Response of Biquadratic filter at f=500Hz using MATLAB 
 
 
 
 
Figure 7. Error Difference between the good and faulty response of Biquadratic filter circuit 
using MATLAB Tool 
 
 
5. FAULT SIMULATION 
Our approach work serially for analog VLSI not like parallel approaches, because is not possible to 
detected all the faults in the circuit. Here we apply this approach to the parametric fault occuring in the 
analog VLSI circuit that is when the value of the component changes slightly and the output response of the 
circuit is changed completely. So it is very necessary to detect this fault. Here in first case we assume fault in 
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R5 resistor in the biquadratic filter. Then with the help of our approach we detect the response of the good 
and faulty biquadratic filter circuit. This approach is applicable to all types of circuit which we can convert 
into the signal flow graph. Our approach is simple and efficient as compared to the methods used 
 now a days [8]. 
 
 
6. IMPLEMENTATION OF ALGORITHM 
The algorithm for fault modelling and detection is constructed with the help of MATLAB and 
Simulink [10]. The entire algorithm to compute fault in circuits is shown in Figure 8.With the help of given 
algorithm we can easily detect the fault in analog VLSI circuit. In this paper we applied our algorithm to two 
circuit first is Biquadratic filter circuit and second circuit is leap frog filter circuit. Both circuit are benchmark 
circuit. Before the implementation of testing method, the method should be applicable to these circuits [11]. 
 
 
 
 
Figure 8. Algorithm to compute fault in circuits 
 
 
7. TOLERANCE ANALYSIS USING SENSITIVITY 
Sensitivity analysis of analog circuit provide us the information about various component present in 
the circuit. The design engineer need to choose as many inexpensive components as possible, by keeping the 
circuit performance stable, he need to decide which elements are sensitive and how much value they required 
for the tolerance. With the help of sensitivity analysis we also know about the component characteristics 
variation in circuit and its effect on performance of system output [12]. 
 
 
8. SENSITIVITY ANALYSIS 
8.1.   Sensitivity analysis approach 
A simple definition of sensitivity is how much specific system behavior/characteristic changes as a 
individual component value changes [11], [12]. The general equation for sensitivity analysis is given below. 
 
𝑆𝑥
𝑦 = lim
∆𝑥→0
∆𝑦
𝑦
∆𝑥
𝑥
=
𝑥
𝑦
𝜕𝑦
𝜕𝑥
           (11) 
                ISSN: 2088-8708 
Int J Elec & Comp Eng, Vol. 9, No. 3, June 2019 :  1598 - 1605 
1604 
Equation (11) is the general mathematical definition of circuit sensitivity: Where S represent 
sensitivity, X represent changing element/component and Y is the characteristic of circuit which one want to 
evaluate as component value is varied. The middle part of this equation shows that the percentage that the 
dependent variable Δy/y changes, relative to the percentage that the independent variable Δx/x changes. 
The sensitivity analysis done by using these formulae derived below. Let’s take a transfer 
function H(s). 
 
H(s) =
𝑁(𝑠)
𝐷(𝑠)
         (12)  
 
HereN(s) represent the numerator part of transfer function and D(s) represent the denominator part of transfer 
function. From (11) and (12), we write a new equation which is same as (13), but its variable name are 
changed to make our calculation easy. In general, the AC-sensitivity is given by the following equation: 
 
Sens(H(s), W) =
W
H(s)
∂H(s)
∂W
  
 
Substituting equation (11) into (12) and applying the chain rule have 
 
Sens(H(s), W) = W (
1
N(s)
∂N(s)
∂W
) − (
1
D(s)
∂D(s)
∂W
)     (13) 
 
Here W is the component which one want to vary w.r.t. circuit transfer function. By using above (13) we can 
calculate the sensitivity of circuit any circuit. 
 
8.2.   Sensitivity analysis of voltage divider circuit 
Here we consider voltage divider circuit in Figure 9 and by applying above formulae of sensitivity 
we derive these equations. This is the simplest example we have taken here. By using this example, we get 
information about the components of the circuit which are sensitive (according to their value). 
 
 
 
 
Figure 9. Voltage divider circuit 
 
 
The DC transfer function of is given in equation below 
 
H(s) =
Vout
Vin
 =
𝑅2
𝑅1+𝑅2
= 
N(s)
D(s)
 
𝑆𝑇𝐷𝐶
𝑅1 = −
𝑅1
𝑅1+𝑅2
                     (14) 
 
By using equation (13), we calculate the sensitivities transfer function w.r.t. R1 andR2. 
 
𝑆𝑇𝐷𝐶
𝑅2 =
𝑅1
𝑅1+𝑅2
         (15) 
 
In above equation shows that the DC transfer function is changes w.r.t. R1 and R2. As shown in (14) contain 
negative sign this implies that if R1 increases then corresponding transfer function decreases. But in case of 
R2 it is opposite that when R2 increases then transfer function also increases. 
In first case, let us assume R1 is very large then the equation becomes −
R1
R1
= −1and
R1
R1
= 1. 
This shows that the transfer function changed by nearly 1% for 1% change in either resistor under these 
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conditions. In second case if R2 is very large this results sensitivity equation equal to zero when R1=0 and 
R2=∞. Due to this transfer function changed very small when there is variation in resistor value. In third case, 
let us take R1=R2 then transfer function becomes 0.5 and sensitivities are -0.5 and 0.5. Now we expect that 
the transfer function will changed to 0.5% for 1% variation in either resistor. But by increasing R2 to 1% and 
transfer function is 1/2.01=0.498 which is reduction of 0.5%. In similar manner we increase R1 by 1% 
which gives 1.01/2.01= 0.502, which is increase of 0.5%. This is sensitivity analysis of very simple circuit 
which contain only resistor. Now we calculate the sensitivities of circuits which contain resistor, capacitor 
and inductor. 
 
 
9. CONCLUSION 
Here we have proposed a new approach for fault detection in linear analog VLSI circuits. 
This approach is done by using discretizing the circuit in z domain and sampling frequency is chosen to 
achieve maximum accuracy. In this study all the simulations and calculations for transfer function, state 
equation in s domain as well as z domain are done with the help of MATLAB and algorithms of all models 
are constructed with the help of SIMULINK. This approach is very effective to linear analog VLSI circuits 
and our proposed algorithm is applicable to mostly all analog VLSI circuits. 
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